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Abstract
© Published under licence by IOP Publishing Ltd. In this paper a novel family of generators
producing true uniform random numbers in ternary logic is presented. The generator consists of
a number of identical ternary logic combinational units connected into a ring. All the units are
provided  to  have  a  random delay  time,  and  this  time  is  supposed  to  be  distributed  in
accordance with an exponential distribution. All delays are supposed to be independent events.
The theory of the generator is based on Erlang equations. The generator can be used for test
production in various systems. Features of multidimensional random vectors, produced by the
generator, are discussed.
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